Image from Amazon.com
System-on-a-chip verification: methodology and techniques by Prakash Rashinkar, Peter Paterson and Leena Singh
Material type:
TextLanguage: English Publication details: Boston Kluwer Academic Publishers 2003Description: xx, 372pISBN: - 9780792372790
- 621.395RAS
| Item type | Current library | Call number | Status | Date due | Barcode |
|---|---|---|---|---|---|
Books
|
National Institute of Technology, Silchar | 621.395RAS (Browse shelf(Opens below)) | Available | 89287 |
Browsing National Institute of Technology, Silchar shelves Close shelf browser (Hides shelf browser)
|
|
|
|
|
No cover image available |
|
||
| 621.39'5 CHE Analog and VLSI circuits | 621.39'5 DES Synthesis of arithmetic circuits : FPGA, ASIC and embedded systems | 621.395GER Algorithms for VLSI design automation | 621.395RAS System-on-a-chip verification: methodology and techniques | 621.395STE Electronics system design techniques for safety critical applications | 621.39'732 SHA Semiconductor memories : technology, testing and reliability | 621.3MEA Circuits and networks |
Sibyl, kolkata
There are no comments on this title.