Chip design for submicron VLSI : CMOS layout and simulation John P. Uyemura

By:

Material type: Text

TextLanguage: English Publication details: Australia Thomson 2006Description: xiii, 411pISBN:

Subject(s):

DDC classification:

Average rating: 0.0 (0 votes)

Holdings
Item type	Current library	Call number	Status	Barcode
Books	National Institute of Technology, Silchar	621.395 UYE (Browse shelf(Opens below))	Available	66867
Books	National Institute of Technology, Silchar	621.395 UYE (Browse shelf(Opens below))	Available	66866
Books	National Institute of Technology, Silchar	621.395 UYE (Browse shelf(Opens below))	Available	74314

Includes index

Book Emporium

There are no comments on this title.

to post a comment.