Normal view MARC view ISBD view

Routing congestion in VLSI circuits: estimation and optimization

621.395
SAX

84163

Saxena, Prashant Routing congestion in VLSI circuits: estimation and optimization / by Prashant Saxena, Rupesh S Shelar and Sachin S Sapatnekar. - New York : Springer, 2007
xiv, 248p., ill Includes index 9780387300375 * Electronics and communication engineering

Print
Add to your cart (remove)
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)