Routing congestion in VLSI circuits: estimation and optimization by Prashant Saxena, Rupesh S Shelar and Sachin S Sapatnekar

By:

Material type: Text

TextLanguage: English Publication details: New York Springer 2007Description: xiv, 248p., illISBN:

Subject(s):

DDC classification:

Average rating: 0.0 (0 votes)

Holdings
Item type	Current library	Call number	Status	Date due	Barcode
Books	National Institute of Technology, Silchar	621.395 SAX (Browse shelf(Opens below))	Available		84163

Includes index

There are no comments on this title.

to post a comment.