Design through verilog HDL by T. R. Padmanabhan and B. Bala Tripura Sundari

By:

Contributor(s):

Material type: Text

TextLanguage: English Publication details: New Jersey IEEE 2004Description: xii, 455p. :illISBN:

Subject(s):

DDC classification:

Average rating: 0.0 (0 votes)

Holdings
Item type	Current library	Call number	Status	Date due	Barcode
Books	National Institute of Technology, Silchar	621.392 (Browse shelf(Opens below))	Available		49216

Previous	No cover image available							Next
Previous	621.3919 CHA Systematic analogue computer programming	621.3919 GEJ Analog and mixed mode VLSI design	621.3919 KOR Electronic analog and hybrid computers	621.392 Design through verilog HDL	621.392 Digital VLSI Systems design :adesign manual for implementation of projects on FPGAs and ASICs using verilog	621.392 Digital VLSI Systems design :adesign manual for implementation of projects on FPGAs and ASICs using verilog	621.392 ASH Designer's guide to VHDL	Next

Includes bibliographical references and index.

Overseas

There are no comments on this title.

to post a comment.